



Asian Research Association



## Optimized Asymmetric Multilevel Inverter with Smart Control for Efficient Renewable Grid Systems

C. Dinakaran <sup>a,\*</sup>, T. Padmavathi <sup>b</sup>

<sup>a</sup> Department of Electrical and Electronics Engineering, GITAM School of Technology, GITAM (Deemed to be University), Visakhapatnam, Andhra Pradesh, India

<sup>b</sup> Department of Electrical, Electronics and Communication Engineering, GITAM School of Technology, GITAM (Deemed to be University), Visakhapatnam, Andhra Pradesh, India

\* Corresponding Author Email: [dina4karan@gmail.com](mailto:dina4karan@gmail.com)

DOI: <https://doi.org/10.54392/irjmt2627>

Received: 02-11-2025; Revised: 28-02-2026; Accepted: 10-03-2026; Published: 15-03-2026



**Abstract:** In our study, we present a new Smart Control-Driven Asymmetric Multilevel Inverter (SCDAMLI) which is aimed to minimize the quantity of power semiconductor switches and maximize the quantity of levels of the output voltages. The inverter overcomes major issues of efficient and quality power conversion especially in systems of renewable energy as well as in the application of electric vehicles (EV). The suggested cross-structured architecture greatly reduces the number of components by optimizing switch set-up to make the system small and less expensive. A boost converter coupled with an improved ANFIS-based Maximum Power Point Tracking (MPPT) algorithm is utilized in order to make a solar photovoltaic (PV) module as efficient as possible in terms of energy recovery. Although multilevel inverters have advantages of a better power quality, it is known to have reliability issues due to total harmonic distortion (THD) and complicated circuitry. The SCDAMLI eliminates these shortcomings by providing 23 output voltage levels with asymmetric DC sources, providing better performance with fewer components. The inverter switching is controlled by an intelligent Teaching Learning Based Optimization (TLBO) algorithm, which guarantees good quality of voltage output and has a much lower THD. Under varying operating conditions, the system performance is assessed using the MATLAB/SIMULINK. It has been found that with the addition of an appropriately designed LC output filter, the inverter output meets IEEE standard 519 harmonic requirements, and hence is suitable in grid-connected renewable energy and electric vehicle systems.

**Keywords:** Asymmetric Multilevel Inverter, Reduced Switch Topology, Teaching–Learning-Based Optimization (TLBO), ANFIS-Based MPPT, Smart Control Strategies, Renewable Energy Integration.

### 1. Introduction

The ability to produce high-quality output voltages with smaller total harmonic distortion (THD) and with less voltage stress across power switches has made multilevel inverters (MLIs) a staple in the medium and high-power applications [1]. The latter characteristics make MLIs especially appealing to renewable energy connections, electric vehicle (EV) motors, and Flexible AC Transmission Systems (FACTS).

The CHB inverter has become popular because of its modular form and simplicity of design, and does not require sophisticated clamping or balancing circuits, among the other MLI topologies, including flying capacitor (FC), diode-clamped (neutral-point clamped, NPC) and cascaded H-bridge (CHB) [2]. Nevertheless, traditional CHB inverters need many semiconductor switches and isolated DC sources that enhance the cost

of the system, control complexity, and overall reliability [3].

In a bid to overcome such constraints, various modified topologies have been suggested such as E-type, T-type and hybrid CHB [4]. Although such designs are attempting to minimize the number of components or enhance efficiency, they tend to still be based on a large number of switches or auxiliary elements. Incidentally, diode-clamped MLIs and flying capacitor MLIs need several clamping diodes, balancing capacitors, or DC-link capacitors, making it more complex to package and control the system, especially in high-voltage systems [5]. Moreover, balancing of capacitor voltages is a tasking issue, which does not only influence long term stability, but also performance

Recently, hybrid asymmetric MLIs (HAMLI) have become a promising way to solve the problem of attaining high number of voltage levels using less power electronic components [6]. Asymmetric MLIs are able to provide a greater range of output voltages than

symmetric ones because of this capability through the use of unequal DC source values [7]. A number of hybrid topologies have been suggested that take advantage of this concept. As an example, hybrid structures with transformers have high voltage but are larger and more expensive. Other topologies incorporate characteristics of packed U-cell (PUC) inverter and CHBMLI, or use diode-bypassed transistors to enhance fault tolerance.

Although these solutions are promising, most of them are associated with trade-offs like high peak inverse voltage (PIV), use of transformer, or non-easy-to-understand control schemes. Further optimization of MLI designs through simplified, lower-cost, and efficient designs with fewer switches is still an important area of study.

In order to address the difficulties of conventional and hybrid MLI topologies, the paper will suggest a new intelligent asymmetric multilevel inverter (AMLI) with optimized reduced-switch architecture [8]. Design ensures that the semiconductor switches are considerably minimized and the use of unequal DC voltage sources helps to create 23 different levels of output voltages, which not only enhances the quality and efficiency of power, but also, reduces the semiconductor switches [9].

The algorithm used to optimize energy collection of solar photovoltaic (PV)-based modules is a boost converter in combination with a Maximum Power Point Tracking (MPPT) algorithm based on Adaptive Neuro-Fuzzy Inference System (ANFIS). In addition, switching strategy is controlled by a Teaching-Learning based optimization (TLBO) algorithm that is applied through Sinusoidal Pulse Width Modulation (SPWM) with Phase Disposition (PD) carrier approach [10]. This smart control scheme guarantees a high quality of the voltage output at low THDs and less switching stresses.

The suggested architecture will utilize only two switches to be at the basic frequency with the rest of the switches being at higher frequencies thus minimizing conduction and switching losses [11]. Also the inverter has a smaller PIV than traditional topologies, which further increases reliability.

The key contributions and the novelties of this study can be summarized as follows:

- a **Fewer Switch Count:** The proposed inverter topology uses much fewer power semiconductor switches than the traditional multilevel inverters (MLIs). Such a reduction will result in smaller sizes of the systems, reduced total cost and better power density.
- b **Better Power Quality:** The inverter design produces a near-sinusoidal voltage waveform that satisfies IEEE 519 harmonic distortion limits, enabling efficient grid integration.

- c **Increased Efficiency:** Since a reduced number of switching components are used, both conduction and switching losses are minimized. This results in increased system efficiency as well and thus the topology is very appropriate in cases of renewable energy sources that need high energy conversion efficiency.

- d **Reduced Switches:** The minimized switches ease the circuitry and controlling approach of the gate driver, which contributed to the increased reliability of the system and its implementation. This also allows real-time control and hardware realization scalability through this simplification.

- e **Flexible and Modular Structure:** The proposed topology has a high level of modularity and flexibility and can therefore be easily customized to a variety of renewable energy systems. Its scalable design makes it suitable in applications that involve the need of the higher voltages or the integration of multiple sources.

The Teaching Learning Based Optimization (TLBO) algorithm is used to identify the optimum switching angles that allow the least amount of harmonic distortion to be introduced to the inverter output voltage. In this work, the optimization is done off line in MATLAB. The switching angles are then applied in the PWM control strategy in the simulation. This method does not have any real-time computational cost and makes certain that the inverter works with optimum harmonic performance [12].

The paper will be structured in the following way, Section 2 outlines the workings and the design of the proposed asymmetric multilevel inverter (AMLI) topology. Section 3 exemplifies the different operational modes and voltage management techniques of the presented SCDAMLI, and the flexibility and efficiency of the presented SCDAMLI in multilevel conversion of power. Section 4 and 5 involves a comparative study in which the performance of the proposed topology is presented against some important parameter namely the number of switches, the level of voltages, and the quality of power. The simulated results and their validation are discussed in section 6. Lastly, Section 7 gives the concluding remarks and gives the future research possible directions.

## 2. Materials and Methods

### 2.1 Proposed SCDAMLI Topology

Figure 1 presents the classification of power inverters. The suggested system incorporates a solar-fed Single-Carrier Driven Asymmetric Multilevel Inverter (SCDAMLI) as an effective means of connecting renewable power to the electrical grid, Figure 2.




Figure 1. Ranked Classification of Power Inverter Arrangements





Figure 2. Suggested single-line scheme of the solar-fed SCDAMLI-based system.

The SCDAMLI combined with a Single Input Multiple Output (SIMO) boost converter is used in this arrangement to do a DC to AC conversion necessary to connect to the grid [2]. The combined structure boosts the ability to improve voltage boosting and fine output

waveforms control, to increase the quality of power and system efficiency [13].

The inverter topology proposed is having three autonomous DC voltage sources ( $V_a$ ,  $V_b$  and  $V_c$ ), seven unidirectional switches, and five bidirectional switches [14].



**Figure 3.** Setting of the proposed Single-Carrier Driven Asymmetric Multilevel Inverter (SCDAMLI)

Figure 3 shows a lattice connection of four of the bidirectional switches, making it possible to produce the voltage levels in various levels by selecting suitable switching patterns [15].

To achieve more output with fewer components, the choice of the DC voltage sources is biased towards higher output with lower components in case of asymmetric operation. The DC sources are assigned with the values as under:

$$V_a = 1V_{dc}; V_b = 3V_{dc}; V_c = 7V_{dc} \tag{1}$$

The topology proposed uses three isolated DC sources with an unequal ratio, to maximize the amount of attainable voltage levels and minimize the amount of switches [13]. The magnitudes of the DC sources in this work are  $V_a: V_b: V_c = 1:3:7$ . To simulate and analyze, the base voltage will be chosen as  $V_{dc}=50V$ . In this regard, the individual source values reach  $V_a=50V$ ,  $V_b=150V$  and  $V_c=350V$ . Such values are continuously applied during the simulation, switching analysis, and voltage stress analysis in the manuscript. The asymmetric distribution facilitates the proposed inverter to generate a large variety of voltage levels with a small number of sources and switching devices.

Asymmetric distribution of the DC source enables the inverter to produce more levels of voltages with less switches and isolated sources thus enhancing compactness and cost-effectiveness [13].

The relationship between the number of DC sources  $n_{dc}^{Asy}$  and the number of achievable output voltage levels  $n_l$  for the asymmetric configuration is given by:

$$n_{dc}^{Asy} = \frac{(n_l-5)}{6} \tag{2}$$

On the same note, the number of switching devices  $n_s^{Asy}$  required is given as:

$$n_s^{Asy} = \frac{(n_l+1)}{2} \tag{3}$$

Because a unidirectional switch requires a specific circuit, with its own gate driver, the total gate drivers  $n_{gk}^{Asy}$  are equal to the number of switches and this is written as:

$$n_{gk}^{Asy} = n_s^{Asy} = \frac{(n_l+1)}{2} \tag{4}$$

The maximum output voltage magnitude  $V_{l,max}^{Asy}$  obtainable from the proposed configuration is given by:

$$V_{l,max}^{Asy} = \frac{(n_l-1)}{2} \tag{5}$$

With the above set of relationships, the suggested SCDAMLI topology can generate a topology of 23 output voltage waveform levels. The voltage levels that are synthesized vary between  $-11V_{dc}$  and  $+11V_{dc}$  (including the zero point) and the expression can be stated as:

$$V_0 \in \{0, \pm V_{dc}, \pm 2V_{dc}, \dots, \pm 11V_{dc}\} \tag{6}$$

The attainable level of output voltage is achieved by a combination of the three asymmetric sources in a proper manner. The combination of various combinations of these voltages makes possible the synthesis of several discrete levels, as the sources are chosen in the proportion of 1: 3: 7. The output voltage of the inverter may be given as

$$V_0 = \pm(aV_a + bV_b + cV_c) \tag{7}$$

In which a, b, c are the switching conditions which define whether or not the respective sources are connected into the conduction path. Using  $V_a=1V_{dc}$ ,  $V_b=3V_{dc}$ , and  $V_c=7V_{dc}$ , the combinations thus possible

give a range of voltage values of -11Vdc to +11Vdc. The overall number of output levels is inclusive of the zero state, which is

$$N_L = 2 \times 11 + 1 = 23 \tag{8}$$

This proves the fact that the topology proposed can produce a complete voltage waveform of 23 levels without any missing intermediate states.

For asymmetric configuration,

$$n_{dc}^{Asy} = \frac{n_l - 5}{6} \tag{9}$$

Substituting  $n_l = 23$  :

$$\begin{aligned} n_{dc}^{Asy} &= \frac{23-5}{6} \\ n_{dc}^{Asy} &= 3 \end{aligned} \tag{10}$$


This validates that three asymmetric DC sources are sufficient to generate 23 levels.

Table 1 gives detailed switching states of every output voltage level, both positive and negative polarities. This 23-level design has better harmonic suppression and better quality of the waveform than traditional symmetric multilevel inverter topologies.

All of the switching states in Table 1 demonstrate conduction paths unique to the inverter switches and DC sources. Once a particular combination of switches is engaged, the respective DC sources are connected to the current flow and their voltages are added to give the necessary amount of output [17]. As an example, in the +11V<sub>dc</sub> state, all three sources V<sub>a</sub>, V<sub>b</sub> and V<sub>c</sub> contribute to the conduction path and therefore maximum positive output voltage is obtained. On the same note, intermediate levels are acquired by adding only desirable sources.

**Table 1.** Determining the switching state to cause 23-level output voltage in the proposed SCDAMLI

Output Voltage (Vdc)	S1	S2	S3	S4	S5	S6	S7	S8	S9	S10	S11	S12
+11	0	1	0	1	0	0	1	1	0	0	0	0
+10	1	0	0	1	0	0	1	1	0	0	0	0
+9	1	0	1	0	1	1	1	1	0	0	0	0
+8	0	1	0	1	0	0	0	1	1	0	0	0
+7	1	0	1	0	0	0	0	1	1	0	0	0
+6	1	0	1	0	0	0	1	1	0	1	0	0
+5	0	1	0	1	0	1	0	0	1	0	0	0
+4	0	1	0	1	0	0	1	1	0	0	0	0
+3	1	0	1	0	1	1	0	0	1	0	0	0
+2	1	0	0	1	0	0	0	1	1	0	0	0
+1	0	1	0	1	0	1	1	0	0	0	0	0
0	1	0	1	0	1	1	0	0	0	0	0	0
-1	1	0	0	1	0	0	0	1	1	0	0	0
-2	0	1	0	1	0	0	0	1	1	0	0	0
-3	0	1	1	0	0	1	0	0	1	0	0	0
-4	1	0	1	0	0	1	1	0	1	0	0	0
-5	1	0	1	0	0	1	0	0	1	1	0	0
-6	1	0	1	0	0	1	0	1	1	0	0	0
-7	0	1	1	0	0	1	0	0	1	0	0	0
-8	1	0	1	0	0	1	0	0	1	0	0	0
-9	1	0	1	0	1	0	1	1	0	0	0	0
-10	0	1	1	0	1	0	0	1	1	0	0	0
-11	1	0	1	0	1	0	0	1	1	0	0	0



**Figure 4.** Principles of working of the design of a Single-Carrier Driven Asymmetric Multilevel Inverter (SCDAMLI)

The negative voltage values are obtained by reverse switching the current through the bidirectional switching network. The actual current traces of the chosen positive, zero and negative voltage values are shown in Fig. 4(a) to (g) and they confirm the accuracy of the switching states Table 1. The detailed switching states corresponding to each output voltage level, covering both positive and negative polarities, are presented in Table 1. This 23-level configuration demonstrates superior harmonic suppression and enhanced waveform quality compared to conventional symmetric multilevel inverter topologies.

$$\begin{aligned}
 BVM_{S1} &= BVM_{S2} = BVM_{S3} = V_a = 1V_{dc} \\
 BVM_{S7} &= BVM_{S9} = V_b = 3V_{dc} \\
 BVM_{S5} &= BVM_{S10} = V_c = 7V_{dc}
 \end{aligned}
 \tag{11}$$

$$\begin{aligned}
 BVM_{S4} &= \frac{1}{2}(V_c + V_a) = 4V_{dc} \\
 BVM_{S6} &= BVM_{S11} = BVM_{S8} = BVM_{S12} \\
 &= \frac{1}{2}(V_c + V_b) = 5V_{dc}
 \end{aligned}
 \tag{12}$$

The sum of maximum blocking voltages of the individual switches is called the total switching voltage (TSV).

$$TSV = \sum_{i=1}^n BVM_{Si}
 \tag{13}$$

The unit TSV can be represented as:

$$TSV_{PU} = \frac{TSV}{V_{L,max}}
 \tag{14}$$

In the proposed SCDAMLI topology, the TSV will be obtained as:

$$TSV^{Prop} = 4[5V_{dc}] + 2[3V_{dc}] + 2[7V_{dc}] + 3[V_{dc}] + 4V_{dc}
 \tag{15}$$

$$TSV^{Prop} = 47V_{dc}$$

The unit TSV of the proposed system is, therefore:

$$TSV_{PU}^{Prop} = \frac{47V_{dc}}{11V_{dc}} = 4.27
 \tag{16}$$

Table 1 shows the switching conditions in relation to the 23 levels of the output voltage of the proposed inverter. These findings indicate the voltage stress distribution and operational flexibility of the SCDAMLI, which indicate its appropriateness in multi-level conversion of power with controlled switch stress as indicated in table 2.

The conduction loss of each switch is calculated as:

$$P_{cond} = V_{on}I_{avg} + R_{on}I_{rms}^2
 \tag{17}$$

Where  $V_{on}$  is the device on-state voltage drop and  $R_{on}$  is the equivalent resistance.

The switching loss is estimated as:

$$P_{sw} = f_s(E_{on} + E_{off})
 \tag{18}$$

or equivalently,

$$P_{sw} = \frac{1}{2}V_{block}I(t_{on} + t_{off})f_s
 \tag{19}$$

The total inverter loss is:

$$P_{\text{loss}} = P_{\text{cond}} + P_{\text{sw}} \quad (20)$$

and the efficiency is computed as:

$$\eta = \frac{P_{\text{out}}}{P_{\text{out}} + P_{\text{loss}}} \times 100\% \quad (21)$$

These expressions have been added to the updated manuscript to provide a quantitative measure of the enhanced efficiency argument of the suggested SCDAMLI topology.

The inverter losses are mainly conduction and switching losses of the semiconductor devices. The conduction losses take place when the current passes through the switches and is calculated by the voltage drop across the devices in the on-state and the equivalent resistance of the devices [18]. Switching losses are incurred during turn-on and turn-off losses and they are dependent on the switching energy and the switching frequency. With the expressions above one can get the total inverter loss by adding these two components together. With the parameters of the simulation and the properties of the device applied in this study, the overall losses will be comparatively low because the number of switches will be reduced, and the switching strategy will be optimized.

## 2.2 Operating Modes of the Proposed SCDAMLI

The suggested Single-Carrier Driven Asymmetric Multilevel Inverter (SCDAMLI) has multiple different modes of operation based on the energy source used, load conditions as well as the charging or regenerating conditions [5]. The selective activation of unidirectional and bidirectional switches which control each operating mode, is what governs the conduction path of current through the inverter and the DC sources associated with the current.

**Mode 1 (M1):** Inverter is in its normal steady-state operation during which the primary DC source Va provides power to the load. Switches S2, S3 and S5 are left ON, and S1 can be closed as well to create the connection with Va. The current is taken through Va→S2→S3→S5→Load. This will be the normal working state of continuous power supply.

**Mode 2 (M2):** the second DC supply Vb, delivers power to the load which is a backup in case Va is off. Here, switches S7, S9, S10, and S5 will be ON and all the others will be OFF. The present route is Vb→S7→S9→S10→S5→Load.

**Mode 3 (M3):** is the high power or burst operation mode which uses the super capacitor-based DC source Vc to supply momentary power to the load. Switches S6, S8, S11 and S5 are turned ON and other switches are turned off. The current is flowing through Vc→S11/S8→mid-rail→S5→Load. The mode helps in

stabilizing the voltage of the buses during sudden changes in loads or during peak periods.

**Mode 4 (M4):** the Va and Vb are parallel to distribute the load current. S2, S3, S5, S7 and S9 are switched ON (interconnection switches are closed when they are used). The current of Va plus Vb is sent through S5 to the load and it distributes stress between sources making systems more efficient.

**Mode 5 (M5):** is charging in which Vb is refilled by power of Va. Switches S1, S5, S7 and S12 are on, but S2, S3, S9 and S10 are off. The current path is Va→S1→S5→S7→S12→Vb. This regulated flow keeps Vb at its desired potential with no influence on the load.

**Mode 6 (M6):** of operation allows the charging of the Vc either due to Va or due to the regenerative power present on the DC bus. Switches S1 (or S5), S6 and S11 are turned on and S2 and S3 are kept off to isolate the load. The current of the bus or Va passes through S5, S6, and S11 to charge Vc, energy is well managed between the sources.

**Mode 7 (M7):** is the inverter which operates in the regenerative energy recovery mode. Any surplus power by the load is passed through to charge the storage devices Vb or Vc. In this case, switches S9, S11 (or S12), and S5 are turned on, and S2 and S3 are turned off to isolate Va. The load energy is directed by S5 and S9 to S11 or S12 and thus the auxiliary DC sources are recharged under the conditions of braking or reverse direction movement of the vehicle.

**Mode 8 (M8):** is isolation or protection mode applied when doing system maintenance or fault conditions. All load-path switches, such as S5, S3, and S10 are open and are completely out of the load path with the inverter. This improves the safety of operators and any undesirable current flow when the operator is inactive.

**Mode 9 (M9):** inverter does the balancing of voltage between the two auxiliary sources Vb and Vc. Bidirectional switches S11 and S12 are turned on, and switches S2 to S5 are turned off, and switches S6 or S7 (depending on the direction of transfer that is required) are turned on. The energy flow is Vb S11/S12→Vc. This balancing activity brings a balance between the state-of-charge of both energy storage units and ensures constant inverter performance.

**Mode 10 (M10):** is the soft-start or pre-charge mode. In this configuration the precharge supply is first connected and switching S5 is gradually made and increasing connection to S1 and S2 is performed. All other power switches are kept off to control high inrush currents. The precharge current is directed to the precharge circuit to the DC bus and then to the load when voltage stability is attained.

The proposed SCDAMLI will need three isolated DC voltage sources to produce the 23 voltage levels.



The resultant dq0 values are compared to the reference values ( $d=1, q=0$ ) and the error signal is handled by an ANFIS (Adaptive Neuro- Fuzzy Inference System) controller [19]. The TLBO (Teaching-Learning-Based Optimization) algorithm also tunes the error to produce optimized dq0 components [20]. These tuned dq0 signals are once again transformed to the ABC frame with the inverse Park transformation as below equation.

$$\begin{bmatrix} V_a \\ V_b \\ V_c \end{bmatrix} = \frac{2}{3} \begin{bmatrix} \sin(\omega t) & \cos(\omega t) & 1 \\ \sin(\omega t - 120) & \cos(\omega t - 120) & 1 \\ \sin(\omega t + 120) & \cos(\omega t + 120) & 1 \end{bmatrix} \begin{bmatrix} V_d \\ V_q \\ V_0 \end{bmatrix} \quad (23)$$

The ANFIS structure is a first-order Sugeno-type system with two inputs and one output. The inputs are the PV error  $E(k)=dPdV$  and  $E(k)=dVdP$  and change in error  $\Delta E(k)$ . The output is the reference duty cycle  $D_{ref}$  for the boost converter. Each input uses five triangular membership functions (NB, NS, ZE, PS, PB), resulting in 25 fuzzy rules. Hybrid learning (least-squares + backpropagation) is employed for parameter tuning.

The training dataset was generated using simulated PV characteristics under irradiance levels ranging from 200–1000 W/m<sup>2</sup> and temperatures from 25–50°C. 70% of the dataset was used for training and 30% for validation to avoid overfitting [21].

MPPT performance was evaluated under standard irradiance transients (1000→600→800 W/m<sup>2</sup>) and temperature variation (25°C→45°C). The controller achieved:

- Tracking efficiency > 99.1%•
- Settling time < 0.03 s
- Steady-state oscillation < 0.5%
- Negligible overshoot in duty response

These additions clarify the ANFIS structure, reproducibility, and dynamic performance under realistic operating conditions.

The resulting signals (ABC frame) are used to produce gate pulses to the IGBT-based three-leg VSI by means of pulse-width modulation (PWM) method [22]. At the inverter output, an LC filter is added to reduce the harmonics and provide a smooth voltage of AC waveform to the load [23]. A voltage injection transformer is used to inject a compensating voltage in order to stabilize the grid in the presence of load voltage disturbances.

This control system enables the harmonic mitigation and better quality of voltage at the load, through adjusting the dq0 error signals [24]. Both TLBO-optimized controller and a traditional PI controller are used to analyze the system performance, and the two are compared with each other.

## 2.4 TLBO Optimization Algorithm

The Teaching-Learning-Based Optimization (TLBO) algorithm is used to optimize switching angles of the proposed MLI as shown in Figure 7. Parameters of optimization: the number of iterations is set to 5000; the modulation index (MI) = 0.01:0.01:1;  $\alpha = X$ ;  $X_{max} = [\frac{\pi}{2} \frac{\pi}{2} \frac{\pi}{2} \frac{\pi}{2} \frac{\pi}{2}]$  (in degrees) and  $X_{min}=[0,0,0,0,0]$ ; population size  $N=10 \times n$ , where  $n$  is the length of  $X_{max}$ ; and teaching factors  $r=0$  or  $1$ ,  $T_r=1$  or  $2$ .

The TLBO optimization problem is developed to reduce the cost formulation:

$$f(\alpha_1, \alpha_2, \alpha_3, \alpha_4, \alpha_5) = \min \left[ |100 * \left| \frac{V_{desired} - V_1}{V_{desired}} \right|^4 + \sum_{s=2}^5 \frac{1}{h_s} \left| 50 \frac{V_{h_s}}{V_1} \right|^2 \right] \quad (24)$$

where  $V_1$  = the basic part of inverter output  $V_{rms}$  = the voltage on the terminal, and  $h_s$  is the harmonic order. The percentage voltage Total Harmonic Distortion (% V-THD) is determined as:

$$\%V - THD = \left( \sqrt{\left( \frac{V_{rms}}{V_1} \right)^2 - 1} \right) * 100 \quad (25)$$

With this formulation, the TLBO algorithm can choose optimal switching angles to achieve minimum harmonic distortion but still deliver the desired fundamental output voltage, which gives the algorithm a foundation to compare its performance with traditional PI-based controllers.

The TLBO reproducibility details have now been clearly specified. The decision variables are the five switching angles  $\alpha_1, \alpha_2, \alpha_3, \alpha_4, \alpha_5$  for the 23-level inverter. The constraints are  $0 < \alpha_1 < \alpha_2 < \alpha_3 < \alpha_4 < \alpha_5 < \pi$  to ensure proper harmonic elimination and waveform symmetry. The cost function minimizes fundamental voltage deviation and selected lower-order harmonics using a weighted THD-based objective formulation. The final optimized switching angles corresponding to the modulation index range (MI = 0.8–1.0) have been tabulated in the revised manuscript to reproduce the reported THD results.

## 2.5 Simulation Setup

The proposed system was implemented in MATLAB/SIMULINK environment to validate the performance of the SCDAMLI topology. The simulation parameters used in the study are summarized in Table 3.

## 3. Results and Discussion

### 3.1 Results

MATLAB/SIMULINK was used to test the performance of the proposed 23-level SCDAMLI.




Figure 7. The flowchart of the Teaching-Learning-Based Optimization (TLBO) Algorithm

Table 3. Parameters used in proposed system

Category	Parameter	Value
Grid Conditions	Grid Voltage (Line–Line RMS)	415 V
	Grid Frequency	50 Hz
	Grid Impedance (Rg, Lg)	0.1 Ω, 2 mH
DC Sources	(V_a)	50 V
	(V_b)	150 V
	(V_c)	350 V
Load Parameters	Load Type	RL Load
	Load Resistance (R)	422.5 Ω
	Load Inductance (L)	5 mH
Filter Parameters	Output Inductor (Lf)	3 mH
	Output Capacitor (Cf)	20 μF
PWM Arrangement	Modulation Technique	SPWM with Phase Disposition (PD)
	Carrier Frequency ((f_s))	3 kHz
	Fundamental Frequency ((f_m))	50 Hz
	Modulation Index (MI)	0.8 – 1.0
Control Parameters	TLBO Iterations	5000
	Population Size	10 × number of angles
Simulation Setup	Sampling Time	5 μs
	Solver Type	ode23tb (stiff/TR-BDF2)
	Simulation Step Size	1e-6 s




Figure 8. DC link voltage and solar PV output voltages to the SCDAMLI




Figure 9. SCDAMLI output voltage waveform of 23-levels




Figure 10. Compensation of Voltage sag 30% with SCDAMLI as a series controller

The system is designed with the TLBO-based control scheme in order to optimize switching angles and enhance harmonic performance. Figure 8 indicates the DC link voltage and the solar PV output voltages in the input of the inverter. The inverter produced a 23-level output voltage waveform as shown in figure 9. The

waveform shows distinct multilevel steps with enhanced sinusity.

The inverter suggested has twelve switching devices that include five bidirectional switching branches together with seven unidirectional switches.





Figure 11. The SCDAMLI as series controller Voltage swell 25% correction

(a)



(b)




Figure 12. FFT of the result with TLBO-based control of the percentage of THD

The inverter will then need twelve channels of gate-driving since one switching device must have its individual gate control signal. The lower switching number than in the traditional multilevel inverter circuitry thus reduces the gate-driver circuitry and implementation complexity.

The ability of the SCDAMLI to compensate voltage sag and swell in case of the solution as a series controller is demonstrated in figures 10 and 11. Between 0.2s-0.3s, voltage sag was injected and between 0.3s-0.4s swell was injected. The proposed system effectively cancels both sag and swell, and the voltage at the load side is almost a pure sinusoid.

The win parameters are so: primary switching frequency  $f_m=50$  Hz, carrier frequency  $f_s=3000$  Hz, load  $RL=422.5 \Omega$ , DC sources  $V_{dc1}=50V$ ,  $V_{dc2}=150V$ ,  $V_{dc3}=350V$ . Figure 9 presents the inverter output voltage waveform of the proposed SCDAMLI. The inverter output passes through an LC filter to cause the harmonic distortion to be minimized and the output is a near-sinusoidal voltage waveform [1]. The FFT spectrum of the inverter output is shown in Figure 12. The overall voltage THD of the proposed SCDAMLI is less than 1.53 percent with each of the harmonic less than 5 percent, which indicates a high level of harmonic reduction [13, 16, 15].

### 3.2 Discussion

To compare the benefits of the proposed asymmetric SCDAMLI topology with traditional multilevel inverter (MLI) topologies, such as Neutral Point Clamped (NPC-MLI), Flying Capacitor (FC-MLI) and Cascaded H-Bridge (CHB-MLI) topologies are compared. To have the same level of output voltage, Table 4 summarizes the number of switches and DC sources that are required with each topology. An output voltage of 23 levels is regarded as a reference in computing components in any topology.

**Table 4.** Switch and DC Source Requirement Comparison between SCDAMLI and Traditional MLIs

Topology	Number of Switches	Number of DC Sources	Reference
NPC	$6(N-1)$	$(N-1)$	[1], [2]
FC	$6(N-1)$	$(N-1)$	[1], [2]
CHB	$6(N-1)$	$3(N-1)/2$	[3]
Proposed	$n_s^{Asy} = \frac{(n_l + 1)}{2}$	$n_{dc}^{Asy} = \frac{(n_l - 5)}{6}$	-

Even though the proposed topology will have 12 switches. Every bidirectional switch is implemented by connecting two unidirectional switches in emitter format, each bidirectional switch only needs one driver circuit.

Table 3 indicates that the proposed asymmetric MLI generates the same output voltage using a smaller number of components which means reduced cost and also higher efficiency.

Table 5 is the comparison of the proposed system with the existing 23-level MLI topologies in the respect of voltage THD, DC sources, and switch. The findings underline the fact that the proposed SCDAMLI has reduced THD but fewer components.

**Table 5.** Percent THD, Switch and DC Sources Count of 23 Level MLIs

Reference	$N_{lev}$	$N_{DC}$	$N_{sw}$	%THD
[16]	23	5	12	4.17
[19]	23	5	12	3.6
[5]	23	3	12	--
[15]	23	6	12	2.59
[20]	23	5	10	--
[23]	23	5	14	5.47
<b>Proposed</b>	23	3	12	1.53

The efficiency of the proposed inverter is determined by assessing the amount of power that was put across into the load and the summation of the input power in the DC sources. The efficiency is computed on various load conditions to confirm the operation of the topology. The received results prove that the inverter could be of high efficiency under a large operating range because of fewer switching losses and optimal voltage synthesis. The comparison shown in Table 5 suggests that the proposed SCDAMLI has lower THD (1.53%), in comparison to topologies that are currently available with 23 levels with fewer DC sources needed.

### 4. Conclusion

The paper presents a new Smart Control-Driven Asymmetric Multilevel Inverter (SCDAMLI) with the ability to generate 23-levels output voltage with the lowest number of power semiconductor switches. This topology is proposed and it is efficient in making use of several switching states to attain the intended voltage levels with less active switches. The inverter is also adaptable by construction to be integrated with renewable energy sources, such as solar, wind, and biomass, by the use of asymmetrical DC sources. The proposed inverter was further tested to confirm its performance in relation to a FACTS device that is based on DVR at different operating conditions. The proposed SCDAMLI produces 23 levels of output voltage with three DC sources and twelve switches which is much less complex than the usual multilevel inverter topologies. A THD of 1.53% at LC output filter is shown by simulation, within IEEE 519 harmonic limits. The lower number of components, higher harmonic functionality and more efficient TLBO control plan make

the proposed topology a good choice in renewable energy and grid inter-connection. Comparison with traditional MLI topologies showed that there were high reductions in the number of components, the size of the system and the cost of implementation. On the whole, the proposed SCDAMLI illustrates an encouraging and effective solution to renewable energy integration, which has better quality of voltages and less complexity of the components, as well as, higher cost-effectiveness.

## References

- [1] J. Rodriguez, J.S. Lai, F.Z. Peng, Multilevel inverters: A survey of topologies, controls, and applications. *IEEE Transactions on Industrial Electronics*, 49(4), (2002) 724–738. <https://doi.org/10.1109/TIE.2002.801052>
- [2] S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L.G. Franquelo, B. Wu, J. Rodriguez, M.A. Pérez, and J. I. Leon, “Recent advances and industrial applications of multilevel converters. *IEEE Transactions on Industrial Electronics*, 57(8), (2010) 2553–2580. <https://doi.org/10.1109/TIE.2010.2049719>
- [3] M. Malinowski, K. Gopakumar, J. Rodriguez, M. A. Pérez, A survey on cascaded multilevel inverters. *IEEE Transactions on Industrial Electronics*, 57(7), (2010) 2197–2206. <https://doi.org/10.1109/TIE.2009.2030767>
- [4] K.K. Mahto, P.K. Pal, P. Das, S. Mittal, B. Mahato, A new design of multilevel inverter based on T-type symmetrical and asymmetrical DC sources. *Iran. Iranian Journal of Science and Technology, Transactions of Electrical Engineering*, 47, (2023) 639–657. <https://doi.org/10.1007/s40998-022-00568-4>
- [5] K. Thakre, K.B. Mohanty, A. Chatterjee, V.S. Kommukuri, A modified circuit for symmetric and asymmetric multilevel inverter with reduced components count. *International Transactions of Electrical Energy System*, 29(6), (2019). <https://doi.org/10.1002/2050-7038.12011>
- [6] N.V. Vinay Kumar, T Gowri Manohar, Asymmetric multilevel DC link inverter for reducing THD using a meta-heuristic algorithm. *International Journal of Electrical Engineering and Technology*, 12(3), (2024) 45-58. <https://ijeer.forexjournal.co.in/archive/volume-12/ijeer-12et-evs03.html>
- [7] A. Manoranjan, C.C.A. Rajan, Design and analysis of 31-level asymmetric cascaded H-bridge multilevel inverter with reduced number of switches. *Bulletin of Scientific Research*, 14(28), (2020) 14. <https://doi.org/10.34256/bsr2023>
- [8] M.H. Yatim, A. Ponniran, A.A. Bakar, A.N. Kasiran, M.K.R. Noor, J.N. Jumadri, Analysis of Symmetric and Asymmetric Multilevel Inverter Topologies Using Reduced Number of Switching Devices Circuit Structure. *International Journal of Engineering & Technology*, 7(4.30), (2018) 234-239. <https://doi.org/10.14419/ijet.v7i4.30.22127>
- [9] K.K. Mahto, P. Das, D. Das, S. Mittal, B. Mahato, (2024) A new criss-cross-based asymmetrically configured T-type multi-level inverter. *Advances in Energy and Control Systems (ESDA 2022)*, Lecture Notes in Electrical Engineering, Springer, Singapore. [https://doi.org/10.1007/978-981-97-0154-4\\_1](https://doi.org/10.1007/978-981-97-0154-4_1)
- [10] A. Darvish Falehi, Novel chattering free binomial hyperbolic sliding mode controller for asymmetric cascaded E-type bonded T-type multilevel inverter-based dynamic voltage restorer to meliorate FRT capability of DFIG-based wind turbine. *Results in Engineering*, 23, (2024) 102370. <https://doi.org/10.1016/j.rineng.2024.102370>
- [11] S. Yuvaraj, H.M. Al-Jawahry, N. Varshney, G.G. Dongre, A.S. Shaikh, M.S. Sujatha, Design and Optimization of Multilevel Inverters for Enhanced Power Quality in Renewable Energy Applications. In *E3S Web of Conferences*, EDP Sciences. 591, (2024) 01008. <https://doi.org/10.1051/e3sconf/202459101008>
- [12] A. Pourdadaashnia, M. Farhadi-Kangarlu, M. Sadoughi, Selective harmonic elimination in a cascaded H-bridge multilevel inverter fed by high-frequency isolated DC-DC converter. *IEEE Access*, 9, (2021) 110133–110142.
- [13] E. Babaei, A cascade multilevel converter topology with reduced number of switches. *IEEE Transactions on Power Electronics*, 23(6), (2008) 2657–2664. <https://doi.org/10.1109/TPEL.2008.2005192>
- [14] R.F. Hassan, N.M. Yasin, Model predictive control based stacked asymmetric multilevel inverter driver. *International Journal of Engineering and Technology*, 7(4), (2018) 3294-3298.
- [15] A. Pourdadaashnia, M. Farhadi-Kangarlu, M. Sadoughi, Staircase selective harmonic elimination in multilevel inverters to achieve wide output voltage range. *IEEE Access*, 9, (2021) 110123–110132. <https://doi.org/10.36227/techrxiv.14397494>
- [16] G. Prakash, M. Balamurugan, S. Umashankar, A new multilevel inverter with reduced number of switches. *International Journal of Power Electronics and Drive Systems*, 5(1), (2014) 63. <https://doi.org/10.11591/ijpeds.v5i1.6089>
- [17] G. Anusha, K. Arora, H. Sharma, S.P. Thota, G.P. Joshi, W. Cho, Control strategies of 15-level modified cascaded H-bridge MLI with solar PV and energy storage system. *Energy Reports*, 12, (2024) 2–26. <https://doi.org/10.1016/j.egy.2024.06.003>
- [18] N. Kashappa, Inverters and multilevel inverters

- for power electronics systems. ShodhKosh: Journal of Visual and Performing Arts, 5(6), (2024) 641–648.  
<https://doi.org/10.29121/shodhkosh.v5.i6.2024.4232>
- [19] J.G. Shankar, J.B. Edward, Design and implementation of 15-level asymmetric cascaded H-bridge multilevel inverter. Journal of Electrical Engineering, 17, (2017) 1-9.  
<https://doi.org/10.1109/ICCPCT.2016.7530301>
- [20] C. Cecati, F. Ciancetta, P. Siano, A multilevel inverter for photovoltaic systems with fuzzy logic control. IEEE transactions on industrial electronics, 57(12), (2010) 4115-4125.  
<https://doi.org/10.1109/TIE.2010.2044119>
- [21] A.J. Memon, M.A. Mahar, A.S. Larik, M.M. Shaikh, A comprehensive review of reduced device count multilevel inverters for PV systems. Energies, 16(15), (2023) 5638.  
<https://doi.org/10.3390/en16155638>
- [22] S. Rathore, M.K. Kirar, S.K. Bhardwaj, Simulation of cascaded H-bridge multilevel inverter using PD, POD, APOD techniques. Electrical & Computer Engineering: An International Journal (ECIJ), 4(3), (2015) 27-41.  
<https://doi.org/10.14810/ecij.2015.4303>
- [23] J. Buczek, V. Ivankevych, (2021) Practical Utility PV Multilevel Inverter Solutions. arXiv preprint arXiv:2101.11524.  
<https://doi.org/10.48550/arXiv.2101.11524>
- [24] S. Janwar, F. A. Samman, S. Mekhilef, T. Funaki and L. Piegari, Multi-Source Multilevel Inverter with Minimum Number of Power Semiconductor Switches, 2025 International Future Energy Electronics Conference (IFEEEC), Bali, Indonesia, (2025) 456-461.  
<https://doi.org/10.1109/IFEEEC65025.2025.11301559>

### Data Availability

The data supporting the findings of this study can be obtained from the corresponding author upon reasonable request.

### Has this article screened for similarity?

Yes

### About the License

© The Author(s) 2026. The text of this article is open access and licensed under a Creative Commons Attribution 4.0 International License.

### Authors Contribution Statement

C. Dinakaran: Conceptualization, Methodology, Software Implementation, Writing Original Draft. T. Padmavathi: Investigation, Formal Analysis, Visualization, Supervision. Both Authors Read and Approved Final version of the manuscript.

### Funding

The authors declare that no funds, grants or any other support were received during the preparation of this manuscript.

### Competing Interests

The authors declare that there are no conflicts of interest regarding the publication of this manuscript.