G D, H.B MR, R A. Resource efficient design of 16 x 16 multiplier by Block RAM generalized to n x n multiplier realized in FPGA. Int. Res. J. multidiscip. Technovation [Internet]. 2025 Sep. 24 [cited 2026 May 25];7(5):75-93. Available from: https://www.journals.asianresassoc.org/index.php/irjmt/article/view/2062